adam/vim
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Updated runtime files.

Browse Source
This commit is contained in:
Bram Moolenaar
2016-03-12 12:57:59 +01:00
parent 4fc563b397
commit 77cdfd1038
23 changed files with 348 additions and 279 deletions
Download Patch File Download Diff File Expand all files Collapse all files

52
runtime/syntax/vhdl.vim
View File

@ -54,37 +54,37 @@ syn match vhdlError "\<else\s\+if\>"
" Types and type qualifiers
" Predefined standard VHDL types
syn match vhdlType "bit[\']*"
syn match vhdlType "boolean[\']*"
syn match vhdlType "natural[\']*"
syn match vhdlType "positive[\']*"
syn match vhdlType "integer[\']*"
syn match vhdlType "real[\']*"
syn match vhdlType "time[\']*"
syn match vhdlType "\<bit\>\'\="
syn match vhdlType "\<boolean\>\'\="
syn match vhdlType "\<natural\>\'\="
syn match vhdlType "\<positive\>\'\="
syn match vhdlType "\<integer\>\'\="
syn match vhdlType "\<real\>\'\="
syn match vhdlType "\<time\>\'\="
syn match vhdlType "bit_vector[\']*"
syn match vhdlType "boolean_vector[\']*"
syn match vhdlType "integer_vector[\']*"
syn match vhdlType "real_vector[\']*"
syn match vhdlType "time_vector[\']*"
syn match vhdlType "\<bit_vector\>\'\="
syn match vhdlType "\<boolean_vector\>\'\="
syn match vhdlType "\<integer_vector\>\'\="
syn match vhdlType "\<real_vector\>\'\="
syn match vhdlType "\<time_vector\>\'\="
syn match vhdlType "character[\']*"
syn match vhdlType "string[\']*"
syn match vhdlType "\<character\>\'\="
syn match vhdlType "\<string\>\'\="
"syn keyword vhdlType severity_level
syn match vhdlType "line[\']*"
syn match vhdlType "text[\']*"
syn keyword vhdlType line
syn keyword vhdlType text
" Predefined standard IEEE VHDL types
syn match vhdlType "std_ulogic[\']*"
syn match vhdlType "std_logic[\']*"
syn match vhdlType "std_ulogic_vector[\']*"
syn match vhdlType "std_logic_vector[\']*"
syn match vhdlType "unresolved_signed[\']*"
syn match vhdlType "unresolved_unsigned[\']*"
syn match vhdlType "u_signed[\']*"
syn match vhdlType "u_unsigned[\']*"
syn match vhdlType "signed[\']*"
syn match vhdlType "unsigned[\']*"
syn match vhdlType "\<std_ulogic\>\'\="
syn match vhdlType "\<std_logic\>\'\="
syn match vhdlType "\<std_ulogic_vector\>\'\="
syn match vhdlType "\<std_logic_vector\>\'\="
syn match vhdlType "\<unresolved_signed\>\'\="
syn match vhdlType "\<unresolved_unsigned\>\'\="
syn match vhdlType "\<u_signed\>\'\="
syn match vhdlType "\<u_unsigned\>\'\="
syn match vhdlType "\<signed\>\'\="
syn match vhdlType "\<unsigned\>\'\="
" array attributes